summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Merge VEX_3_11_BRANCH into VALGRIND_3_11_BRANCHsvn/VALGRIND_3_11_0svn/VALGRIND_3_11_BRANCHIvo Raisr2017-08-14168-0/+636480
|\
| * Merge, from trunk, r3194 (Fix for typo in r3189)Julian Seward2015-09-221-1/+1
| |\
| | * Fix, Add support for the Power PC Program Priority RegisterCarl Love2015-09-211-1/+1
| * | Merge, from trunk, r3190 (Add support for the Power PC mbar instruction; bug ...Julian Seward2015-09-211-5/+14
| |\ \ | | |/
| | * Add support for the Power PC mbar instruction.Carl Love2015-09-161-5/+14
| * | Merge, from trunk, r3189 (Add support for the Power PC Program Priority Regis...Julian Seward2015-09-214-8/+147
| |\ \ | | |/
| | * Add support for the Power PC Program Priority RegisterCarl Love2015-09-164-8/+147
| * | Merge, from trunk, r3188Julian Seward2015-09-211-0/+2
| |\ \ | | |/
| | * ppc: The functions dis_dfp_fmt_conv and dis_dfp_exponent_testFlorian Krohm2015-09-141-0/+2
| * | Create VEX_3_11_BRANCH as a copy of trunk r3186.Julian Seward2015-09-080-0/+0
| |/
| * Improve the spechelper for S390_CC_OP_TEST_UNDER_MASK_16.Florian Krohm2015-09-081-1/+14
| * iselStmt, case Ist_Exit: handle the same assisted transfer cases thatJulian Seward2015-09-071-3/+21
| * Further kludge stack alignment issues in x86g_dirtyhelper_FXRSTOR.Julian Seward2015-09-071-0/+1
| * s390: Add support for fixbr(a) instructions.Florian Krohm2015-09-056-6/+85
| * Fix undefined behaviours (left shifting a negative value)Florian Krohm2015-09-021-4/+4
| * Update copyright dates, to include 2015. No functional change.Julian Seward2015-08-2195-101/+101
| * Reading from TPIDRURO_EL0 and PMUSERENR_EL0: make these properlyJulian Seward2015-08-201-4/+2
| * Implement reading from PMUSERENR_EL0, making it return zero.Julian Seward2015-08-201-1/+36
| * Implement YIELD. Followup to #348377.Julian Seward2015-08-183-1/+15
| * Implement YIELD (encodings T1 and A1). Fixes #348377.Julian Seward2015-08-171-10/+30
| * Implement VCVT.{S,U}32.F32, S[n], S[n], #imm. Fixes 342783.Julian Seward2015-08-171-9/+28
| * Loosen guarding conditions on "mov.w Reg, Reg" so as to allowJulian Seward2015-08-171-5/+8
| * Implement PRFM (register). Fixes #345177.Julian Seward2015-08-161-0/+16
| * vex x86->IR: unhandled instruction bytes: 0x66 0xF 0x3A 0xB (ROUNDSD) on OS XRhys Kidd2015-08-151-1/+1
| * Handle PCMPxSTRx case 0x18. Fixes #348574.Julian Seward2015-08-132-3/+3
| * Handle PCMPxSTRx case 0x42. Fixes #339820.Julian Seward2015-08-132-3/+3
| * Fix a bunch of missing AVX VCMPPD/VCMPPS cases.Julian Seward2015-08-131-20/+33
| * Implement XSAVE/XRSTOR for AVX (state components 0, 1 and 2)Julian Seward2015-08-129-370/+1128
| * Removed unused code that has been lying around since the major refactoringJulian Seward2015-08-081-187/+0
| * Fix printf format inconsistencies as pointed out by GCC's Florian Krohm2015-08-0318-797/+807
| * mips64: make cavium CvmCount register accessible via rdhwrPetar Jovanovic2015-07-212-1/+12
| * Bug 345248 - add support for Solaris OS in valgrindJulian Seward2015-07-2116-64/+420
| * Fix an obvious typo as reported by dcb314@hotmail.com in BZ #350251.Florian Krohm2015-07-161-2/+2
| * mips: emit addiu instead of addiPetar Jovanovic2015-07-131-9/+5
| * s390: Add support for FIEBR(A) and FIDBR(A).Florian Krohm2015-07-094-3/+77
| * Fix a bug for TileGX platform found by instruction tests.Zhi-Gang Liu2015-07-072-35/+99
| * Add some functions for misaligned load/store support, and use themJulian Seward2015-07-074-18/+75
| * Fix condition to avoid that decode[] is indexed out-of-bounds.Florian Krohm2015-07-011-2/+2
| * Remove unused computations. Spotted by Coverity.Florian Krohm2015-07-011-2/+2
| * * Fix ubsan failures in mullS64 due to signed integer overflow.Julian Seward2015-06-301-7/+9
| * mips64: do not use 64-bit loads for lwl/lwr instructionsPetar Jovanovic2015-06-241-50/+24
| * Fix a few undefined shift operations as spotted by ubsan.Florian Krohm2015-06-222-13/+16
| * * x86: on an SSE2 only host, Valgrind in 32 bits now claims to be a Pentium 4.Philippe Waroquiers2015-06-183-0/+46
| * A SSE2 only CPU was reported to the guest as a SSE3 CPU.Philippe Waroquiers2015-06-173-5/+5
| * mips64: add support for Cavium LHXPetar Jovanovic2015-06-161-0/+10
| * Just a dummy white space change to record the fact that inFlorian Krohm2015-06-051-1/+1
| * Fix a condition that was always true. Found by cppcheck.Florian Krohm2015-06-051-1/+1
| * Opps, missed a change in the previous patch. Forgot to remove the formatCarl Love2015-06-051-1/+1
| * The dcbt and dcbtst instructions provide a non-zero hint that describesCarl Love2015-06-051-3/+3
| * Bug #348247. Fix SUBQ 0, long long sub/cmp, then O (overflow) case.Mark Wielaard2015-05-271-1/+1